

DVCon 2011 CALL FOR ABSTRACTS

Conference on Electronic Systems Design and Verification Solutions

February 28 - March 3, 2011

DoubleTree Hotel, San Jose, California, USA

www.dvcon.org



Design & Verification Conference & Exhibition

DVCon is the premier conference on the application of languages, tools and methodologies for the design and verification of electronic systems and integrated circuits. The focus of the conference is on the usage of specialized design and verification languages such as Verilog, SystemVerilog, VHDL, PSL SystemC, e, and VERA, as well as general purpose languages such as C and C++. Tools and methodologies include the use of testbench automation, hardware-assisted verification, hardware/software co-verification, assertion-based and formal verification, and transaction-level system design and verification.

Conference attendees are primarily designers of electronic systems, ASICs and FPGAs, as well as those involved in the research, development, and application of Electronic Design Automation (EDA) tools. Presentations are highly technical in nature, and reflect real life experiences in using these languages and tools.

TOPIC SUGGESTIONS

We encourage you to contribute your experiences with hardware design and verification languages, advanced tools and methodologies, and to participate in the valuable exchange of ideas.

- Experience using ESL and/or TLM for system-level design and verification
- Experiences deploying a verification methodology library
- Experiences with System-on-Chip design
- Designing and/or verifying complex ASICs and FPGAs
- Using multiple HDLs and/or HVLs in a design cycle
- Techniques for generating constrained-random test, or other automated stimulus generation methods
- Synthesizing transaction-level or abstract designs from high-level languages such as SystemC, System Verilog or C++, to RTL
- Experiences with hardware/software co-design and co-verification
- Experiences with mixed-signal simulation
- Verification techniques that really work (and what did not work)
- Verification process and resource management
- Assertion-based verification
- Coverage-driven verification
- Design and verification IP experiences, good and bad
- Any topic involving the use of an HDL or HVL
- Debug techniques for HVL testbenches and complex software-style testbenches
- Debug techniques for SoCs with black-box and grey-box IP
- Debug techniques for ESL and abstract models
- Software engineering techniques for advanced testbenches focusing on efficiency for scalability
- Experience with formal and semi-formal techniques

CONFERENCE SCHEDULE

Monday, Feb. 28	Tuesday, March 1	Wednesday, March 2	Thursday, March 3
• Half-day Tutorials	• Technical Sessions • Keynote Speaker • Panel • Exhibition	• Technical Sessions • Panel Discussion • Exhibition	• Half-day Tutorials

SUBMITTING A PROPOSAL

Paper Proposals: Submit online at www.dvcon.org

Your proposal should be a short abstract of the paper, one to three paragraphs, 300 to 500 words maximum. The abstract must provide enough detail for the Technical Program Committee (TPC) to evaluate the technical depth and value of your paper. Be creative with your title!

Panel Proposals: Submit online at www.dvcon.org

Your proposal should be a short abstract of the panel topic, one to three paragraphs, 300 to 500 words maximum. The proposal should include the proposed panel members. Please provide enough detail for the TPC to evaluate the technical depth and value of your panel.

Special Session Proposals: Submit to **Ambar Sarkar** at ambar.sarkar@paradigm-works.com

Special sessions may consist of embedded tutorials of one to two-hours in length and focused on a specific topic with a list of invited papers/presentations relevant to that topic. Proposals for a special session must contain sufficient information to allow the TPC to assess the quality and interest of the proposal. Special session proposals will be expected to work closely with the TPC to shape and deliver a high-quality session.

AUTHOR'S SCHEDULE:

- **August 10, 2010:** Submission site opens
- **August 31, 2010:** Papers, panels and special sessions due
- **September 16, 2010:** Tutorial proposals due
- **October 14, 2010:** Acceptance notification for all types
- **November 15, 2010:** Complete review draft of papers due
- **January 12, 2011:** Final paper due to proceedings printer

FINAL PUBLICATION REQUIREMENTS

If your proposed paper is accepted, an author kit with details on paper formatting will be sent to you. Final papers should be between four and eight pages, two-column, single-spaced.

For more information concerning the conference, please contact conference management:

MP Associates, Inc.
www.mpassociates.com
Kathy@mpassociates.com



CONFERENCE SPONSOR

The Design and Verification Conference, DVCon, is sponsored by Accellera, www.accellera.org. Accellera is an industry consortium dedicated to the development and standardization of design and verification languages.



General Chair

Karen Bartleson
Synopsys Inc.
karenb@synopsys.com

Program Chair

Ambar Sarkar
Paradigm Works, Inc.
ambar.sarkar@paradigm-works.com

Program Vice Chair

Shankar Hemmady
Synopsys, Inc.
shemmady@synopsys.com

Tutorial/Panel Chair

Stan Krolikoski
Cadence Design Systems, Inc.
stanleyk@cadence.com