Special Tutorial Promotion

Advance Registration for DVCon is closed. Registration will open at 7:30am at the DoubleTree Hotel in the Bayshore Foyer. There are still seats available for Tutorials 1-6. Tutorials are on a 1st come first serve basis. See you next week!
Current Sponsored Tutorials:
Monday, March 1, 2004
8:00 AM - 12:00 PM
Tutorial 2 • Using PSL with HDL for Formal and Dynamic Verification
sponsored by:
Presenter: Ben Cohen - VhdlCohen Training, Consultant, Rolling Hills Estates, CA

This tutorial provides technical and practical information on the application of Assertion-Based Verification (ABV) using Property Specification Language ( PSL) for the definition, design, and verification of subsystems coded in HDL. The tutorial focuses on PSL in the design and verification process and PSL as a language including methods to define properties. The language is explained not only syntactically, but also with many examples. Dynamic verification of designs using PSL is demonstrated with several models, including a model of an ARM AMBATM AHB master connected to a pipelined memory slave interface. Formal verification with PSL is then addressed and demonstrated using a traffic light controller example. The tutorial concludes with guidelines for writing PSL, and a summary of why PSL is paradigm shift in the design and verification of digital systems.

…ABV is to Verification … as RTL is to Synthesis …

Monday, March 1, 2004
1:00 PM - 5:00 PM
Tutorial 5 • System Design and Verification Using SystemC and SCV
sponsored by:Open SystemC™ Initiative (OSCI)
Presenter: Alan Fitch - Doulos Ltd., Ringwood, UK
Co-Author: Stuart Swan - Cadence Design Systems, Inc., San Jose, CA

This tutorial will introduce SystemC as a powerful language for advanced system design using Platform Transaction Level Modelling. It starts with an introduction to the background, history, and development of SystemC. Modelling styles will be introduced, with an emphasis on representing levels of abstraction.
The Open SystemC Initiative is promoting the introduction of standard interfaces at different levels of abstraction – such standards enable the development of tools to automate the refinement of transaction level models toward implementation. SystemC standardization activities, including SystemC transaction level modeling standards, are described.

The SystemC Verification Library (SCV) extends SystemC to support a constrained random test methodology for verification in a C++ modelling environment. An introduction to constrained random testing is included, as well as an outline of the use of SCV.

The tutorial concludes by describing how a complete verification flow is built up with SystemC for Platform Transaction Level Modelling, SCV for constrained random testing, and standardisation of abstraction levels to simplify refinement from high to low level.