- Find more bugs, Faster!
- @HDL is focused on accelerating the verification of SoC and ASIC designs. The @VerifierTM & @Designer-PROTM products deliver significant RTL verification productivity improvement, through system-level design analysis and debugging, automatic formal model checking, and tight integration with existing simulation environments. Our new Version 4.0 includes patent-pending Assertion StudioTM technology, delivering the industry’s most effective ABV product suite supporting both PSL and SystemVerilog assertion development, analysis and debugging. See why Cisco, AMD and Toshiba engineers selected @HDL!
|
