- Synopsys’ Smart Verification is a unified, functional verification platform with advanced technologies to address design verification bottlenecks experienced by today’s design teams. It provides the highest performance and efficiency of interaction among all components of Smart Verification: mixed-HDL simulation, assertions, code coverage, functional coverage, testbenches and formal analysis to find all of the bugs in your design. Synopsys' offers a complete line of functional verification solutions that include Synopsys' VCS™ Verilog simulator, VCS MX mixed-HDL simulation, CoCentric® System Studio for SystemC simulation, Vera® testbench automation tool, VCS-NanoSim™ package for mixed-signal simulation and Formality® equivalence checker.
|
