|
|
|
|
|
|
|
|
|
|
|
|
|
| Complete Functional Verification Synopsys provides a complete line of functional verification solutions supporting both Verilog and VHDL languages for complex IC designs. Solutions include, Synopsys' VCS™ Verilog simulator, Scirocco™ VHDL simulator, VERA™ testbench automation tool and CoverMeter™ Verilog code coverage analysis tool. These solutions are aimed at achieving highest functional coverage in shortest time. |