|
|
|
|
|
|
|
|
|
|
|
|
|
| Avery Design's VCK delivers innovative functional verification automation to dramatically improve productivity and determinism of ASIC/SOC verification. VCK blends key technologies and powerful new Verilog language capabilities based on existing standards for transaction-oriented Verilog and C/C++ testbench automation, protocol verification, functional and code coverage, dynamic lint, HW-SW co-verification, and distributed Verilog simulation. |