![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
|
|
|
|
|
|
|
![]()
| Aldec Inc. is a leading supplier of VHDL, Verilog and mixed VHDL, Verilog and EDIF simulation products for high density FPGA and ASIC devices. Aldec also offers a complete suite of tools for design entry, debugging and project management. All tools are IEEE compliant meeting VHDL 1076-87 & 93 and Verilog 1364-95 standards. |